UNITED STATES PATENT APPLICATION FOR

EMULATOR CHIP/BOARD ARCHITECTURE AND INTERFACE

Inventors:

Warren Snyder,

Craig Nemecek

and

Bert Sullam

1
2
3
4
5
6 **EMULATOR CHIP/BOARD ARCHITECTURE AND INTERFACE**
7
8
9
10 **CROSS REFERENCE TO RELATED DOCUMENTS**
11 This application is related to U.S. Patent Application Serial No.
12 _____, docket number CYPR-CD00182, to Warren Snyder, et al., entitled
13 "IN-SYSTEM CHIP EMULATOR ARCHITECTURE"; and to U.S. Patent Application
14 Serial No. _____, docket number CYPR-CD00183, to Warren Snyder,
15 entitled "CAPTURING TEST/EMULATION AND ENABLING REAL-TIME
16 DEBUGGING USING AN FPGA FOR IN-CIRCUIT EMULATION"; and to U.S. Patent
17 Application Serial No. _____, docket number CYPR-CD00182, to Warren
18 Snyder, et al., entitled "METHOD FOR BREAKING EXECUTION OF (TEST) CODE
19 IN A DUT AND EMULATOR CHIP ESSENTIALLY SIMULTANEOUSLY AND
20 HANDLING COMPLEX BREAKPOINT EVENTS"; and to U.S. Patent Application
21 Serial No. _____, docket number CYPR-CD00184, to Craig Nemecek
22 entitled "HOST TO FPGA INTERFACE IN AN IN-CIRCUIT EMULATION SYSTEM".
23 Each of these applications is filed on the same date as the present application and
24 is hereby incorporated by reference as though disclosed fully herein. This
25 application is also related to and claims priority benefit under 35 U.S.C. §119(e) of
26 provisional patent application serial no. 60/243,708 filed October 26, 2000 to
27 Snyder, et al. entitled "Advanced Programmable Microcontroller Device" which is
28 hereby incorporated herein by reference.
29

FIELD OF THE INVENTION

This invention relates generally to the field of in-circuit emulation (ICE). More particularly, this invention relates to a four wire communication interface between an FPGA that is emulating a microcontroller and a real microcontroller under test within a debug and emulation system.

BACKGROUND OF THE INVENTION

In-circuit emulation (ICE) has been used by software and hardware developers for a number of years as a development tool to emulate the operation of complex circuit building blocks and permit diagnosis and debugging of hardware and software. Such in-circuit emulation is most commonly used currently to analyze and debug the behavior of complex devices such as microcontrollers and microprocessors that have internal structures that are far too complex to readily model using computer simulation software alone.

FIGURE 1 illustrates an exemplary conventional in-circuit emulation arrangement 100 used to model, analyze and debug the operation of a microcontroller device. In this arrangement, a host computer (e.g., a personal computer) 110 is connected to a debug logic block 120 which is further connected to a special version of the microcontroller device that has been developed specially for use in emulation. Operational instructions are loaded from the host computer 110 through the debug logic 120 to the special version of the microcontroller 130. The debug logic 120 monitors operation of the microcontroller 130 as the instructions are executed. Depending upon the application, this operation may be monitored while the special version of the microcontroller 130 is interconnected with the circuitry that is intended to interface a production version of the microcontroller in the finished product under development. Such interconnection may be via simulation within host computer 110 or as actual circuitry or some combination thereof. As the circuit is stepped through its operation, the debug logic gathers information about the state of various components of the

microcontroller 130 during operation and feeds that information back to the host computer 110 for analysis.

During the course of the analysis, various trace information such as time stamps, register values, data memory content, etc. may be logged in the host computer 110 for analysis and debugging by the designer. Additionally, it is generally the case that various break points can be defined by the designer that cause the program to halt execution at various points in the operation to permit detailed analysis. Other debugging tools may also be provided to enable the user to debug the operation of the circuit.

In-circuit emulation systems such as 100 have a number of disadvantages and limitations. In earlier systems, the microcontroller 130 might have been simply the production version of the microcontroller itself with no special debugging features. In such systems, the information that can be gathered by the ICE system 100 is limited to that which is available at the pinouts of the microcontroller 130 (or which can be extracted from the microcontroller using clever programming or special coding supported by the processor).

Enhancements to such early systems provided the microcontroller or other processor with an array of built-in debugging tools that use standard pins on the part and built-in instructions that facilitated in-circuit emulation. In such enhanced processors, the emulation tools are integrated into the part and thus become a design constraint for developing and improving the part. Thus, support for the debugging instruction code and the like can increase the cost and complexity of the circuit.

Newer systems often use a so-called "bond-out" microcontroller. A bond-out version of the microcontroller is a version of the production microcontroller that has been designed with special wirebonding pads on the chip that are not normally connected in the production wirebonding. The bond-out version connects these pads to pins on the microcontroller package to permit access to otherwise inaccessible points of the circuit to facilitate debugging. This technique is in common use, but has the disadvantage of imposing significant limitations on the

1   circuit layout to permit space and circuitry associated with the special wirebonding
2   pads. Additionally, it is usually the case that substantial interface circuitry and
3   other special circuitry to facilitate the debugging and bond-out has to be added to
4   the circuit. This increases the complexity, size, power consumption and potentially
5   reduces the yield of the production part. Moreover, development resources are
6   required to lay out the bond-out circuitry and pads and do associated design of
7   such bond-out circuitry. Additionally, instruction code must generally be provided
8   and supported for such an implementation. Such resources may have to be
9   applied with every updated version of the part and may significantly impact speed,
10   cost or flexibility in development of improved versions of the part.

11   A third technique, one that is used in the Pentium™ and Pentium Pro™
12   series of microprocessors available from Intel Corporation, provides a special
13   "probe mode" of operation of the processor. When the processor is placed in this
14   probe mode, a number of internal signals are routed to a "debug port" for use by the
15   in-circuit emulation system. This debug port is used to permit the in-circuit
16   emulation system to communicate with the processors at all times and, when
17   placed in probe mode, to read otherwise inaccessible probe points within the
18   processor. Of course, providing such a probe mode requires significant design
19   resources to design in all such probe and debug functions and associated
20   instruction code support into the standard processor. This, of course, increases
21   development cost, chip complexity and chip size. Moreover, such facilities become
22   a part of the processor design which must be carried through and updated as
23   required as enhancements to the original design are developed.
24
25   **SUMMARY OF THE INVENTION**
26   The present invention relates generally to in-circuit emulation. Objects,
27   advantages and features of the invention will become apparent to those skilled in
28   the art upon consideration of the following detailed description of the invention.
29   In one embodiment consistent with the present invention, a communication
30   interface is provided for an in-circuit emulation system. The interface uses four

1   lines between a virtual microcontroller (an FPGA emulating a microcontroller) and

2   a real microcontroller under test. The bus is fast enough to allow the two devices

3   to operate in synchronization. I/O reads, interrupt vector information and watchdog

4   information is provided over the bus in a time fast enough to allow execution of the

5   virtual microcontroller in lock step. Two data lines are provided, one is bi-

6   directional and one is driven only by the microcontroller. A system clock is

7   provided and the microcontroller clock signal is supplied to the FPGA because the

8   clock is programmable on the microcontroller. The bus is time-dependent

9   permitting different information to be placed on this reduced-pin count bus

10 depending upon time. Therefore, instructions and data are distinguished based on

11 the time the information is sent within the sequence. The bus can be used to carry

12 trace information, program the flash memory on the microcontroller, perform test

13 control functions, etc. This bus architecture has many advantages such as for

14 example, use of a very reduced pin count to provide effective communication

15 between the real and virtual microcontrollers. Because the bus is time-dependent,

16 more information can be packed on the bus with fewer required pins. The bus

17 allows the FPGA and microcontroller to operate in synchronization.

18   A communication interface consistent with certain embodiments of the

19 present invention for coupling a device (DUT) under test with an emulator device,

20 the emulator device implementing the DUT and executing instructions in lock-step

21 with the DUT, has a time dependent data transport portion that communicates

22 serialized data between the DUT and the emulator device, and a clock portion that

23 supplies clock information to the DUT and the emulator device. The time

24 dependent data transport portion transports varying types of information depending

25 upon an time phase of operation of the DUT and the emulator device.

26   A communication interface consistent with certain embodiments of the

27 present invention has an interface and a microcontroller. An emulator device

28 implements a microcontroller and executes instructions. The microcontroller is

29 coupled to the emulator device via the interface, with the microcontroller executing

30 the instructions in lock-step with the emulator device. The interface has a first time

1   dependent data line, a second bi-directional time dependent data line, a third line

2   for supplying an internal clock signal from the microcontroller, and a system clock

3   line.

4   A four wire interface for use in an in-circuit emulation (ICE) system to couple

5   a microcontroller with an emulator device functioning as a virtual microcontroller,

6   consistent with certain embodiments of the present invention has a first interface

7   line carrying a system clock driven by the microcontroller, for driving the

8   communication state machines forming a part of the virtual microcontroller. A

9   second interface line carries an internal microcontroller CPU clock. A third

10   interface line is used by the microcontroller to send I/O data to the ICE and to notify

11   the ICE of pending interrupts. A fourth interface line used for bi-directional

12   communication by the microcontroller to send I/O data to the ICE, and is used by

13   the ICE to convey halt requests to the microcontroller.

14   The above summaries are intended to illustrate exemplary embodiments of

15   the invention, which will be best understood in conjunction with the detailed

16   description to follow, and are not intended to limit the scope of the appended

17   claims.

18

19   **BRIEF DESCRIPTION OF THE DRAWINGS**

20   The features of the invention believed to be novel are set forth with

21   particularity in the appended claims. The invention itself however, both as to

22   organization and method of operation, together with objects and advantages

23   thereof, may be best understood by reference to the following detailed description

24   of the invention, which describes certain exemplary embodiments of the invention,

25   taken in conjunction with the accompanying drawings in which:

26   **FIGURE 1** is a block diagram of a conventional In-Circuit Emulation system.

27   **FIGURE 2** is a block diagram of an exemplary In-Circuit Emulation system

28   consistent with certain microcontroller embodiments of the present invention.

1   **FIGURE 3** is an illustration of the operational phases of an In-Circuit

2   Emulation system consistent with an embodiment of the present invention.

3   **FIGURE 4** is an illustration of the operational phases of an In-Circuit

4   Emulation system consistent with an embodiment of the present invention viewed

5   from a virtual microcontroller perspective.

6   **FIGURE 5** is a timing diagram useful in understanding an exemplary data

7   and control phase of operation of certain embodiments of the present invention.

8

9   **DETAILED DESCRIPTION OF THE INVENTION**

10   In the following detailed description of the present invention, numerous

11   specific details are set forth in order to provide a thorough understanding of the

12   present invention. However, it will be recognized by one skilled in the art that the

13   present invention may be practiced without these specific details or with

14   equivalents thereof. In other instances, well known methods, procedures,

15   components, and circuits have not been described in detail as not to unnecessarily

16   obscure aspects of the present invention.

17

18   **NOTATION AND NOMENCLATURE**

19   Some portions of the detailed descriptions which follow are presented in

20   terms of procedures, steps, logic blocks, processing, and other symbolic

21   representations of operations on data bits that can be performed on computer

22   memory. These descriptions and representations are the means used by those

23   skilled in the data processing arts to most effectively convey the substance of their

24   work to others skilled in the art. A procedure, computer executed step, logic block,

25   process, etc., is here, and generally, conceived to be a self-consistent sequence

26   of steps or instructions leading to a desired result. The steps are those requiring

27   physical manipulations of physical quantities.

28   Usually, though not necessarily, these quantities take the form of electrical

29   or magnetic signals capable of being stored, transferred, combined, compared, and

otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as "processing" or "transferring" or "executing" or "determining" or "instructing" or "issuing" or "halting" or the like, refer to the action and processes of a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.

EMULATOR CHIP/BOARD ARCHITECTURE AND INTERFACE IN ACCORDANCE WITH THE INVENTION

While this invention is susceptible of embodiment in many different forms, there is shown in the drawings and will herein be described in detail specific embodiments, with the understanding that the present disclosure is to be considered as an example of the principles of the invention and not intended to limit the invention to the specific embodiments shown and described. In the description below, like reference numerals are used to describe the same, similar or corresponding parts in the several views of the drawings.

A commercial ICE system utilizing the present invention is available from Cypress Micro Systems, Inc., for the CY8C25xxx/26xxx series of microcontrollers. Detailed information regarding this commercial product is available from Cypress Micro Systems, Inc., 22027 17th Avenue SE, Suite 201, Bothell, WA 98021Bothell, WA in the form of version 1.11 of "PSoC Designer: Integrated Development

1 Environment User Guide", which is hereby incorporated by reference. While the
2 present invention is described in terms of an ICE system for the above exemplary
3 microcontroller device, the invention is equally applicable to other complex circuitry
4 including microprocessors and other circuitry that is suitable for analysis and
5 debugging using in-circuit emulation. Moreover, the invention is not limited to the
6 exact implementation details of the exemplary embodiment used herein for
7 illustrative purposes.

8 Referring now to **FIGURE 2**, an architecture for implementation of an
9 embodiment of an ICE system of the present invention is illustrated as system 200.
10 In system 200, a Host computer 210 (e.g., a personal computer based on a
11 Pentium™ class microprocessor) is interconnected (e.g., using a standard PC
12 interface 214 such as a parallel printer port connection, a universal serial port
13 (USB) connection, etc.) with a base station 218. The host computer 210 generally
14 operates to run an ICE computer program to control the emulation process and
15 further operates in the capacity of a logic analyzer to permit a user to view
16 information provided from the base station 218 for use in analyzing and debugging
17 a system under test or development.

18 The base station 218 is based upon a general purpose programmable
19 hardware device such as a gate array configured to function as a functionally
20 equivalent "virtual microcontroller" 220 (or other device under test (DUT)). This is
21 accomplished using an associated integral memory 222 which stores program
22 instructions, data, trace information and other associated information. Thus, the
23 base station is configured as an emulator of the internal microprocessor portion of
24 the microcontroller 232. In preferred embodiments, a field programmable gate
25 array FPGA (or other programmable logic device) is configured to function as the
26 virtual microcontroller 220. The FPGA and virtual microcontroller 220 will be
27 referred to interchangeably herein. The base station 218 is coupled (e.g., using a
28 four wire interface 226) to a standard production microcontroller 232 mounted in a
29 mounting device referred to as a "pod". The pod, in certain embodiments, provides
30 connections to the microcontroller 232 that permit external probing as well as

1   interconnection with other circuitry as might be used to simulate a system under
2   development.

3   The FPGA of the base station 218 of the current embodiment is designed
4   to emulate the core processor functionality (microprocessor functions, Arithmetic
5   Logic Unit functions and RAM and ROM memory functions) of the Cypress
6   CY8C25xxx/26xxx series microcontrollers.   The CY8C25xxx/26xxx series of
7   microcontrollers also incorporates I/O functions and an interrupt controller as well
8   as programmable digital and analog circuitry. This circuitry need not be modeled
9   using the FPGA 220. Instead, the I/O read information, interrupt vectors and other
10   information can be passed to the FPGA 220 from the microcontroller 232 over the
11   interface 226 as will be described later.

12   In order to minimize the need for any special ICE related functions on the
13   microcontroller 232 itself, the FPGA 220 and associated circuitry of the base station
14   218 are designed to operate functionally in a manner identically to that of
15   microprocessor portion of the production microcontroller, but to provide for access
16   to extensive debug tools including readout of registers and memory locations to
17   facilitate traces and other debugging operations.

18   The base station 218's virtual microcontroller 220 operates to execute the
19   code programmed into the microcontroller 232 in lock-step operation with the
20   microcontroller 232. Thus, the actual microcontroller 232 is freed of any need to
21   provide significant special facilities for ICE, since any such facilities can be
22   provided in the virtual microcontroller 220.   The base station 218's virtual
23   microcontroller 220 and microcontroller 232 operate together such that I/O reads
24   and interrupts are fully supported in real time. The combination of real and virtual
25   microcontroller behave just as the microcontroller 232 would alone under normal
26   operating conditions. I/O reads and interrupt vectors are transferred from the
27   microcontroller 232 to the base station 218 as will be described later. Base station
28   218 is then able to provide the host computer 210 with the I/O reads and interrupt
29   vectors as well as an array of information internal to the microcontroller 232 within
30   memory and register locations that are otherwise inaccessible.

In the designing of a microcontroller other complex circuit such as the microcontroller 232, it is common to implement the design using the Verilog™ language (or other suitable language). Thus, it is common that the full functional design description of the microcontroller is fully available in a software format. The base station 218 of the current embodiment is based upon the commercially available Spartan™ series of FPGAs from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124. The Verilog™ description can be used as the input to the FPGA design and synthesis tools available from the FPGA manufacturer to realize the virtual microcontroller 220 (generally after timing adjustments and other debugging). Thus, design and realization of the FPGA implementation of an emulator for the microcontroller (virtual microcontroller) or other device can be readily achieved by use of the Verilog™ description along with circuitry to provide interfacing to the base station and the device under test (DUT).

In the embodiment described in connection with **FIGURE 2**, the actual production microcontroller 232 carries out its normal functions in the intended application and passes I/O information and other information needed for debugging to the FPGA 220. The virtual microcontroller 220 implemented within the FPGA of base station 218 serves to provide the operator with visibility into the core processor functions that are inaccessible in the production microcontroller 232. Thus, the FPGA 220, by virtue of operating in lock-step operation with the microcontroller 232 provides an exact duplicate of internal registers, memory contents, interrupt vectors and other useful debug information. Additionally, memory 222 can be used to store information useful in trace operations that is gathered by the FPGA 220 during execution of the program under test. This architecture, therefore, permits the operator to have visibility into the inner workings of the microcontroller 232 without need to provide special bondouts and expensive circuitry on the microcontroller itself.

The base station 218's FPGA based virtual microcontroller 220, operating under control of host computer 210, carries out the core processor functions of microcontroller 232 and thus contains a functionally exact emulated copy of the

contents of the registers and memory of the real microcontroller 232. The ICE
system starts both microcontrollers (real and virtual) at the same time and keeps
them running in synchronization. The real microcontroller 232 sends I/O data to
the base station 218 (and in turn to the ICE software operating on the host
computer 210 if required) fast enough to keep the real microcontroller 232 and the
virtual microcontroller 220 of base station 218 in synchronization. Whenever the
system is halted (i.e., when the system is not emulating), other information such
as flash memory programming functions, test functions, etc. can be sent over the
interface.

Because the microcontroller 232 operates in synchronization with the virtual
microcontroller 220, less data needs to be sent over the four wire interface than
would be required in an ICE system otherwise. The type of data sent over the lines
is allowed to change depending on when the data is sent in the execution
sequence. In other words, depending on the execution sequence time, the
information over the data lines can be commands to the real microcontroller 232
or they can be data. Since the clock frequency of the real microcontroller 232 is
programmable, it copies its current clock on one of the lines of the four wire
interface. Moreover, the lock-step operation of the microcontroller 232 and the
virtual microcontroller 220 allows the virtual microcontroller 220 to not require
certain resources of the microcontroller 232 such as timers, counters, amplifiers,
etc. since they are fully implemented in the microcontroller 232. In addition, the
microcontroller 232 (or other DUT) can be debugged in real time without need for
extensive debug logic residing on the microcontroller 232, since all registers and
memory locations, etc. are available through the virtual microcontroller 220.

In the embodiment illustrated, the basic interface used is a four line interface
between microcontroller 232 and base station 218. This interface permits use of
a standard five wire Category Five patch cable to connect the microcontroller 232
and base station 218 in one embodiment, but of course, this is not to be considered
limiting. The four wire interface 226 of the present embodiment can be functionally
divided into two functional portions. A data transport portion 242 carries two data

1	lines in the current embodiment. A clock portion 246 carries a data (system) clock
2	plus the microcontroller clock signal for the microcontroller 232. Three additional
3	lines are also provided (not shown) for supply, ground and a reset line. But, the
4	data transport portion 242 and the clock portion 246 are of primary interest, since
5	the supply and reset functions can be readily provided in any other suitable manner.
6	The two portions of the interface are implemented in the current embodiment
7	using four lines as described, however, in other embodiments, these two portions
8	can be implemented with as few as two wires. In the current embodiment, the
9	microcontroller clock signal can be varied by programming (even dynamically
10	during execution of a program). Therefore, it is desirable to have two clock signals
11	- the microcontroller clock to easily track the microcontroller clock timing as well
12	as a system clock that regulates the data transfer and other operations. However,
13	in other embodiments, particularly where a clock frequency is not changed
14	dynamically, a single clock can be used. The single clock can be multiplied or
15	divided as required to implement the required clocking signals.
16	The present embodiment using an eight bit microcontroller that only reads
17	eight bits at a time on any given I/O read. Thus, the present microcontroller 232
18	needs only to effect serializing and transferring a maximum of one eight bit I/O read
19	for each instruction cycle. This is easily accommodated using two data lines
20	transferring four bits each over four system clock cycles. However, using a clock
21	which is two times faster, a single line could equally well transfer the data in the
22	same time. Similarly, four lines could be used to transfer the same data in only two
23	clock cycles. In any case, the objective is to transfer the data in a short enough
24	time to permit the virtual microcontroller 220 to process the data and issue any
25	needed response before the next instruction cycle begins. The time required to
26	accomplish this is held at a minimum in the current invention, since the system
27	synchronization eliminates need for any overhead protocol for transmission of the
28	data.
29	The current embodiment of the invention uses a four line communication
30	interface and method of communicating between the FPGA within base station 218

1   (acting as. a "virtual microcontroller" 220 or ICE) and the real microcontroller device

2   under test (microcontroller 232). The four line communication interface is time-

3   dependent so that different information can be transferred at different times over a

4   small number of communication lines. Moreover, since the two processors operate

5   in lockstep, there is no need to provide bus arbitration, framing, or other protocol

6   overhead to effect the communication between the microcontroller 232 and the

7   virtual microcontroller 220. This interface is used for, among other things,

8   transferring of I/O data from the microcontroller 232 to the FPGA 220 (since the

9   FPGA emulates only the core processor functions of the microcontroller in the

10   current embodiment). A first interface line (Data1) is a data line used by the

11   microcontroller 232 to send I/O data to the FPGA based virtual microcontroller 220.

12   This line is also used to notify the FPGA 220 of pending interrupts. This Data1 line

13   is only driven by the real microcontroller 232. A second data line (Data2), which is

14   bidirectional, is used by the microcontroller 232 to send I/O data to the FPGA based

15   virtual microcontroller of base station 218. In addition, the FPGA 220 uses the

16   Data2 line to convey halt requests (i.e., to implement simple or complex

17   breakpoints) to the microcontroller 232.

18   A third interface line is a 24/48 Mhz data clock used to drive the virtual

19   microcontroller 220's communication state machines (the logic used within the

20   state controller to communicate with the microcontroller 232). In the current

21   embodiment, this clock always runs at 24 MHz unless the microcontroller 232's

22   internal clock is running at 24 Mhz. In this case the system clock switches to 48

23   Mhz. Of course, these exact clock speeds are not to be considered limiting, but are

24   presented as illustrative of the current exemplary embodiment. The fourth interface

25   line is the internal microcontroller clock from the microcontroller 232.

26   A fifth line can be used to provide a system reset signal to effect the

27   simultaneous startup of both microcontrollers. This fifth line provides a convenient

28   mechanism to reset the microcontrollers, but in most environments, the

29   simultaneous startup can also be effected in other ways including switching of

30   power. Sixth and Seventh lines are provided in the current interface to provide

1   power and ground for power supply.

2   The base station 218's virtual microcontroller 220 communicates with the

3   microcontroller 232 via four signal and clock lines forming a part of the four line

4   interface 226 forming a part of a seven wire connection as described below. The

5   interface signals travel over a short (e.g., one foot) of CAT5 network cable. The ICE

6   transmits break commands to the microcontroller 232 via the base station 218,

7   along with register read/write commands when the microcontroller 232 is halted.

8   The microcontroller 232 uses the interface to return register information when

9   halted, and to send I/O read, interrupt vector, and watchdog information while

10   running. The microcontroller 232 also sends a copy of its internal clocks for the

11   ICE. The four lines of the four line interface are the first four entries in the table

12   below. Each of the signals and their purpose is tabulated below in **TABLE 1**:

Signal Name	Signal Direction with Respect to Base Station 218	Description
U_HCLK (Data Clock)	In	24/48MHz data clock driven by microcontroller 232. This clock is used to drive the ICE virtual microcontroller communication state machines. This clock always runs at 24MHz, unless the U_CCLK clock is running at 24MHz — then it switches to 48MHz.
U_CCLK (microcontroller Clock)	In	The internal microcontroller 232 CPU clock.
U_D1_IRQ (Data1)	In	One of two data lines used by the microcontroller 232 to send I/O data to the ICE. This line is also used to notify the ICE of pending interrupts. This line is only driven by the microcontroller 232 (i.e., unidirectional).
U_D0_BRQ (Data2)	In/Out	One of two data lines used by the microcontroller 232 to send I/O data to the ICE. The ICE uses this line to convey halt requests and other information to the microcontroller 232. This line is used for bi-directional communication.
ICE_POD_RST	Out	Optional active high reset signal to microcontroller 232.
ICE_POD_PW_R	Out	Optional power supply to microcontroller 232.
ICE_POD_GND	Out	Optional ground wire to microcontroller 232.

TABLE 1

Synchronization between the microcontroller 232 and the virtual microcontroller 220 is achieved by virtue of their virtually identical operation. They are both started simultaneously by a power on or reset signal. They then track each other's operation continuously executing the same instructions using the same clocking signals. The system clock signal and the microcontroller clock signal are shared between the two microcontrollers (real and virtual) so that even if the microprocessor clock is changed during operation, they remain in lock-step.

1   In accordance with certain embodiments of the invention, a mechanism is
2   provided for allowing the FPGA 220 of base station 218 and the microcontroller 232
3   to stop at the same instruction in response to a breakpoint event (a break or halt).
4   The FPGA 220 has the ability monitor the microcontroller states of microcontroller
5   232 for a breakpoint event, due to its lock-step operation with microcontroller 232.
6   In the process of executing an instruction, an internal start of instruction cycle (SOI)
7   signal is generated (by both microcontrollers) that indicates that the device is about
8   to execute a next instruction. If a breakpoint signal (a halt or break signal - the
9   terms "halt" and "break" are used synonymously herein) is generated by the FPGA,
10   the execution of the microcontroller 232 can be stopped at the SOI signal point
11   before the next instruction starts.

12   Although the SOI signal is labeled as a signal indicating the start of an
13   instruction, the SOI signal is used for multiple purposes in the present
14   microcontroller. It is not required that the SOI signal actually indicate a start of
15   instruction for many purposes, merely that there be a convenient time reference on
16   which to base certain actions. For example, any reference signal that always takes
17   place prior to execution of an instruction can be used as a time reference for
18   reading a halt command. Accordingly, any such available or generated reference
19   signal can be used equivalently as a "halt read" signal without departing from the
20   present invention. That not withstanding, the SOI signal is conveniently used in the
21   current embodiment and will be used as a basis for the explanation that follows, but
22   should not be considered limiting.

23   Logic within the FPGA 220 of base station 218 allows not only for
24   implementation of simple breakpoint events, but also for producing breakpoints as
25   a result of very complex events. By way of example, and not limitation, a
26   breakpoint can be programmed to occur when a program counter reaches 0x0030,
27   an I/O write is happening and the stack pointer is about to overflow. Other such
28   complex breakpoints can readily be programmed to assist in the process of
29   debugging. Complex breakpoints are allowed, in part, also because the virtual
30   microcontroller 220 has time to carry out complex computations and comparisons

1   after receipt of I/O data transfers from the microcontroller 232 and before the next

2   instruction commences. After the receipt of I/O data from the microcontroller 232,

3   the FPGA 220 of base station 218 has a relatively long amount of computation time

4   to determine if a breakpoint event has occurred or not. In the event a breakpoint

5   has occurred, the microcontroller 232 can be halted and the host processor 210 is

6   informed.

7   An advantage of this process is that the FPGA 220 and the microcontroller

8   232 can be stopped at the same time in response to a breakpoint event. Another

9   advantage is that complex and robust breakpoint events are allowed while still

10   maintaining breakpoint synchronization between the two devices. These

11   advantages are achieved with minimal specialized debugging logic (to send I/O

12   data over the interface) and without special bond-out circuitry being required in the

13   microcontroller device under test 232.

14   Normal operation of the current microcontroller is carried out in a cycle of

15   two distinct stages or phases as illustrated in connection with **FIGURE 3**. The

16   cycle begins with the initial startup or reset of both the microcontroller 232 and the

17   virtual microcontroller 220 at 304. Once both microcontrollers are started in

18   synchronism, the data phase 310 is entered in which serialized data is sent from

19   the microcontroller to the virtual microcontroller. At the start of this phase the

20   internal start of instruction (SOI) signal signifies the beginning of this phase will

21   commence with the next low to high transition of the system clock. In the current

22   embodiment, this data phase lasts four system clock cycles, but this is only

23   intended to be exemplary and not limiting. The SOI signal further indicates that any

24   I/O data read on the previous instruction is now latched into a register and can be

25   serialized and transmitted to the virtual microcontroller. Upon the start of the data

26   phase 310, any such I/O read data (eight bits of data in the current embodiment)

27   is serialized into two four bit nibbles that are transmitted using the Data0 and Data1

28   lines of the current interface data portion 242. One bit is transmitted per data line

29   at the clock rate of the system clock. Thus, all eight bits are transmitted in the four

30   clock cycles of the data transfer phase.

1   At the end of the four clock cycle data transfer phase in the current
2   embodiment, the control phase 318 begins. During this control phase, which in the
3   current embodiment may be as short as two microcontroller clock periods (or as
4   long as about fourteen clock periods, depending upon the number of cycles
5   required to execute an instruction), the microcontroller 232 can send interrupt
6   requests, interrupt data, and watchdog requests.   Additionally, the virtual
7   microcontroller 220 can issue halt (break) commands. If a halt command is issued,
8   it is read by the microcontroller at the next SOI signal. Once the control phase
9   ends, the data transfer phase repeats. If there is no data to transfer, data1 and
10 data2 remain idle (e.g., at a logic low state). To simplify the circuitry, I/O bus data
11 are sent across the interface on every instruction, even if it is not a bus transfer.
12 Since the virtual microcontroller 220 is operating in synchronization with
13 microcontroller 232 and executing the same instructions, the emulation system
14 knows that data transferred during non I/O read transfers can be ignored.

15   **FIGURE 4** shows this operational cycle from the perspective of the virtual
16 microcontroller 220. During the data transfer phase 310, the serialized data is
17 received over Data0 and Data1. It should be noted that prior to receipt of this I/O
18 data, the microcontroller 232 has already had access to this data for several clock
19 cycles and has already taken action on the data. However, until receipt of the I/O
20 read data during the data transfer phase 310, the virtual microcontroller 220 has not
21 had access to the data. Thus, upon receipt of the I/O read data during the data
22 phase 310, the virtual microcontroller 220 begins processing the data to catch up
23 with the existing state of microcontroller 232. Moreover, once the I/O data has been
24 read, the host computer 210 or virtual microcontroller 220 may determine that a
25 complex or simple breakpoint has been reached and thus need to issue a break
26 request. Thus, the virtual microcontroller should be able to process the data quickly
27 enough to make such determinations and issue a break request prior to the next
28 SOI. Break requests are read at the internal SOI signal, which also serves as a
29 convenient reference time marker that indicates that I/O data has been read and

1   is available for transmission by the microcontroller 232 to the virtual microcontroller

2   220.

3   By operating in the manner described, any breakpoints can be guaranteed

4   to occur in a manner such that both the virtual microcontroller 220 and the

5   microcontroller 232 halt operation in an identical state. Moreover, although the

6   virtual microcontroller 220 and the microcontroller 232 operate on I/O data obtained

7   at different times, both microcontrollers are in complete synchronization by the time

8   each SOI signal occurs. Thus, the virtual microcontroller 220 and the

9   microcontroller 232 can be said to operate in lock-step with respect to a common

10   time reference of the SOI signal as well as with respect to execution of any

11   particular instruction within a set of instructions being executed by both virtual

12   microcontroller 220 and the microcontroller 232.

13   A transfer of I/O data as just described is illustrated with reference to the

14   timing diagram of **FIGURE 5**. After the microcontroller 232 completes an I/O read

15   instruction, it sends the read data back to the base station 218 to the virtual

16   microcontroller, since the virtual microcontroller 220 of the present embodiment

17   implements only the core processor functions (and not the I/O functions). The ICE

18   system can expect the incoming data stream for an I/O read to commence with the

19   first positive edge of U_HCLK (the data or system clock) when SOI signal for the

20   following instruction is at a predetermined logic level (e.g., a logic high). Thus, at

21   time T1, the SOI signal makes a transition to a logic high and one system clock

22   cycle later at time T2, the data transfer phase 310 begins. This timing allows the

23   ICE system to get the read data to the emulated accumulator of base station 218

24   before it is needed by the next instruction's execution. Note that the first SOI pulse

25   shown in **FIGURE 5** represents the first SOI following the I/O read instruction (but

26   could be any suitable reference time signal). Transfer of the data from the

27   microcontroller 232 is carried out using the two data lines (data2 and data1, shown

28   as U_D0_BRK and U_D1_IRQ) with each line carrying four bits of an eight bit word.

29   During this data transfer phase 310, an eight bit transfer representing the I/O read

1   data can take place from the microcontroller 232 to the base station 210 in the four

2   clock cycles between T2 and T3. The control phase 318 starts at time T3 and

3   continues until the beginning of the next data transfer phase 310. The SOI signal

4   at T4 indicates that the next data transfer phase is about to start and serves as a

5   reference time to read the data2 line to detect the presence of any halt signal from

6   the virtual microcontroller 220. The current control phase 318 ends at T5 and the

7   next data transfer phase 310 begins.

8   The base station 218 only transmits break (halt) commands to the

9   microcontroller 232 during the control phase. After the microcontroller 232 is halted

10   in response to the break command, the interface can be used to implement

11   memory / register read / write commands. The halt command is read at the SOI

12   signal transition (T1 or T4). The microcontroller 232 uses the interface to return

13   register information when halted, and to send I/O read, interrupt vector and

14   watchdog timer information while running.

15   To summarize, a break is handled as follows: The ICE asserts U_D0_BRQ

16   (break) to stop the microcontroller 232. When the ICE asserts the break, the

17   microcontroller 232 reads it at the SOI transition to high and stops. The ICE assert

18   breaks during the control phase. The microcontroller 232 samples the U_D0_BRQ

19   line at the rising edge of SOI (at T4) to determine if a break is to take place. After

20   halting, the ICE may issue commands over the U_D0_BRQ line to query the status

21   of various registers and memory locations of the virtual microcontroller or carry out

22   other functions.

23   In the case of an interrupt, if an interrupt request is pending for the

24   microcontroller 232, the system asserts U_D1_IRQ as an interrupt request during

25   the control phase of the microcontroller 232. Since the interrupt signal comes to

26   the virtual microcontroller 220 from the microcontroller 232 during the control

27   phase, the virtual microcontroller 220 knows the timing of the interrupt signal going

28   forward. That is, the interrupt signal is the synchronizing event rather than the SOI

29   signal. In case of an interrupt, there is no SOI, because the microcontroller 232

30   performs special interrupt processing including reading the current interrupt vector

from the interrupt controller. Since program instructions are not being executed during the interrupt processing, there is no data / control phase. The virtual microcontroller 220 expects the interrupt vector to be passed at a deterministic time across the interface during this special interrupt processing and before execution of instructions proceeds. Since the virtual microcontroller 220 of the current embodiment does not implement an interrupt controller, interrupt vectors are read from the interrupt controller upon receipt of an interrupt request over the interface. The interrupt vector data is passed over the interface using the two data lines as with the I/O read data, following the assertion of an internal microcontroller IVR_N (active low) signal during the control phase. In the current embodiment, an interrupt cycle is approximately 10 clock cycles long. Since the interrupt service cycle is much longer than the time required to transfer the current interrupt vector, the data is easily transferred using the two data lines, with no particular timing issues.

If the microcontroller 232 undergoes a watchdog reset, it asserts the IRQ (interrupt) and BRQ (break) lines indefinitely. The ICE detects this condition and further detects that the microcontroller clock has stopped. This is enough to establish that a watchdog reset has occurred. The ICE applies an external reset, and notifies the ICE software in the host computer 210.

The present invention provides for full in-circuit emulation without need for a special bond-out version of a DUT. This is accomplished using a minimal amount of design embedded within the DUT itself. In the current embodiment, the only functionality required of the production microcontroller itself is to provide for transfer of data over one or two lines forming the data portion of the interface and at least one clock (the data clock, the microcontroller clock is optional). Commands for break, watchdog and interrupt functions are received over the same two data lines. These provisions are simple to implement, and use minimal circuitry. The two additional pinouts used for this function were readily accommodated in the eight bit microcontroller of the current invention.

1   While the present embodiment is implemented using a processor that does
2   not use pipelined instructions, this is not to be considered limiting. As long as
3   adequate time is available to serialize and transmit data over the interface, the
4   present interface and break management techniques could equally well be
5   implemented in a pipelined processor.

6   Those skilled in the art will understand that although an FPGA is used in the
7   current exemplary embodiment, this is not to be limiting. An FPGA is used as a
8   convenient mechanism to implement the virtual microcontroller of the present
9   invention. However, other hardware and/or software equivalents could equally well
10   function without the limitation of being fabricated using an FPGA. Moreover, the
11   current invention has been explained in terms of providing in-circuit emulation of the
12   core processing functions of a microcontroller. However, the present invention can
13   be realized for any complex electronic device for which in-circuit emulation is
14   needed including, but not limited to, microprocessors and other complex large
15   scale integration devices without limitation.

16   Those skilled in the art will recognize that the present invention has been
17   described in terms of exemplary embodiments based upon use of a programmed
18   processor. However, the invention should not be so limited, since the present
19   invention could be implemented using hardware component equivalents such as
20   special purpose hardware and/or dedicated processors which are equivalents to
21   the invention as described and claimed. Similarly, general purpose computers,
22   microprocessor based computers, micro-controllers, optical computers, analog
23   computers, dedicated processors and/or dedicated hard wired logic may be used
24   to construct alternative equivalent embodiments of the present invention.

25   Those skilled in the art will appreciate that the program steps and associated
26   data used to implement the embodiments described above can be implemented
27   using disc storage as well as other forms of storage such as for example Read
28   Only Memory (ROM) devices, Random Access Memory (RAM) devices; optical
29   storage elements, magnetic storage elements, magneto-optical storage elements,
30   flash memory, core memory and/or other equivalent storage technologies without

1   departing from the present invention. Such alternative storage devices should be

2   considered equivalents.

3   The present invention, as described in embodiments herein, is implemented

4   using a programmed processor executing programming instructions that are

5   broadly described above in flow chart form that can be stored on any suitable

6   electronic storage medium or transmitted over any suitable electronic

7   communication medium. However, those skilled in the art will appreciate that the

8   processes described above can be implemented in any number of variations and

9   in many suitable programming languages without departing from the present

10 invention. For example, the order of certain operations carried out can often be

11 varied, additional operations can be added or operations can be deleted without

12 departing from the invention. Error trapping can be added and/or enhanced and

13 variations can be made in user interface and information presentation without

14 departing from the present invention. Such variations are contemplated and

15 considered equivalent.

16   While the invention has been described in conjunction with specific

17 embodiments, it is evident that many alternatives, modifications, permutations and

18 variations will become apparent to those skilled in the art in light of the foregoing

19 description. Accordingly, it is intended that the present invention embrace all such

20 alternatives, modifications and variations as fall within the scope of the appended

21 claims.

22   What is claimed is: